aboutsummaryrefslogtreecommitdiff
path: root/tcg/README
AgeCommit message (Expand)Author
2012-10-06tcg: remove obsolete jmp opAurelien Jarno
2012-09-26tcg: Adjust descriptions of *cond opcodesRichard Henderson
2012-09-22tcg/README: document tcg_gen_goto_tb restrictionsMax Filippov
2012-09-21tcg: Introduce movcondRichard Henderson
2011-07-16tcg/README: Expand advice on number of TCG ops per target insnPeter Maydell
2011-01-20tcg: README, name deposit second argument len/LENEdgar E. Iglesias
2011-01-20tcg: Define "deposit" as an optional operation.Richard Henderson
2011-01-09tcg: fix typo in readmeMike Frysinger
2011-01-09tcg/README: Spelling fixesStefan Weil
2010-04-10tcg/README: improve description of bswap*Aurelien Jarno
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson
2010-03-26tcg: Allow target-specific implementation of EQV.Richard Henderson
2010-03-13tcg: update README with const and pure helpersAurelien Jarno
2010-02-06tcg: generic support for conditional setRichard Henderson
2010-02-06tcg: document double-word support opcodes.Richard Henderson
2009-03-28tcg/README: fix description of bswap32_i32/i64aurel32
2009-03-13tcg: update README wrt recent bswap changesaurel32
2009-01-03TCG: Fix documentation of qemu_ld/st opsaurel32
2008-12-07Remove a few dyngen and dyngen related codeaurel32
2008-11-04Mention output overlaps.pbrook
2008-11-03tcg-ops.h: add rotl/rotli and rotr/rotri TCG instructionsaurel32
2008-10-21TCG: add logical operations found on alpha and powerpc processorsaurel32
2008-09-21Add concat32_i64 and concat_tl_i64 opsblueswir1
2008-09-21Add concat_i32_i64 op.pbrook
2008-05-25updatebellard
2008-05-19ARM host support for TCG targets.balrog
2008-05-11Add TCG native negation op.pbrook
2008-05-11Add zero extension (pseudo-)ops.pbrook
2008-03-12TCG README fixes (Stuart Brady)aurel32
2008-02-04fixed sign extensions - added explicit side effect op flag - added discard in...bellard
2008-02-01typosbellard
2008-02-01TCG code generatorbellard